# JIAQI GU

jqgu@utexas.edu • (512) 264-5470

<b>EDUCATION</b>	J
LDUCATION	•

The University of Texas at Austin

PhD of Electrical and Computer Engineering

Architecture, Computer System and Embedded System Track

Fudan University, Shanghai, China

Bachelor of Microelectronic Science and Engineering

(Eminent Engineer Program) Overall GPA: 3.91/4.00

#### **EXPERIENCE**

### Graduate Research Assistant, The University of Texas at Austin

Jun 2019 - Present

- Optical neural network architecture design
- ASIC Placement acceleration with GPUs

## Graduate Research Assistant, The University of Texas at Austin

Sep 2018 - Jan 2019

- Projected RISC-V Rocket Core on Zyng FPGA and achieved communication between them
- Customized FIRRTL transformation and built infrastructure for fault injection and system state snapshot

## Research Assistant, Fudan University, Shanghai, China

Aug 2017 - Jul 2018

- Modified infant brain atlas offered by UNC and created complete tissue probability maps
- Developed two-stage reconstruction framework for infant thin-section MR image reconstruction by using GANs and CNN; research is developing brand new method to improve reconstruction performance by fusing multi-planar MR images, and improving PSNR, SSIM, and NMI by 26.2%, 93.4%, and 25.3% respectively compared to bicubic interpolation
- Wrote academic paper on proposed reconstruction method

## Research Assistant, Fudan University, Shanghai, China

Mar 2016 - Jul 2017

- Developed embedded simulation system on Xilinx Zynq-7000 AP SoC with partial reconfiguration techniques; system allows for end-to-end software/hardware co-design project simulation
- Achieved convenient Wi-Fi connection, flexible development environment, and no network downloading latency
- Designed embedded server and client PC application that could manage simulation requests from multiple users
- Designed FPGA circuits using dynamic partial reconfiguration technique to decouple user logic from simulation system's static logic
- Scheduled user access to on-chip FPGA resources by adopting distributed task queue
- Wrote paper on research that was published in IEEE 12th International Conference on ASIC, 2017

## ACADEMIC PROJECTS

#### Computer Theory and System, Sound Localization and Enhancement System Design

Spring 2017

- Designed data transmission system, which transfers sound data to localization and enhancement devices
- Negotiated with other teams regarding data interfaces; taught network programming skills to team
- Developed 13-channel data transmission system with UDP and TCP on 6 devices; designed multithreaded management system

## Electronic System Design, Real-Time Temperature Monitoring System Design

Spring 2017

- Designed and created double bridge circuit on PCB for temperature signal detection, amplification and filtering
- Programmed STC single-chip microcomputer to sample and quantize temperature signal; designed interruption mechanism to achieve data communication with host computer and control dynamic display of digital tubes
- Designed host computer application using Matlab to monitor and visualize temperature record

## **PUBLICATIONS**

- **Gu, J.**, Wang, R., Wang, J., Lai, J., Duan, Q. "Remote Embedded Simulation System for SW/HW Co-design Based On Dynamic Partial Reconfiguration", accepted to *IEEE 12th International Conference on ASIC, 2017*.
- Gu, J., Yu, J., Li, Z., Wang, Y., Yang, H., Qiao, Z. "Deep Generative Adversarial Networks for Thin-section Infant MR Image Reconstruction", accepted to *IEEE Access, May, 2019*.

## **HONORS**

• 4 <sup>th</sup> Place in 2019 DAC System	Design Contest on Low F	Power Object Detection
--------------------------------------------	-------------------------	------------------------

2019 2017 – 2018

• First Prize Scholarship, Fudan University

117 – 2018

• Top 5, 2018 HUAWEI & FUTURELAB AI Contest (CV Group)

2018

• Top 11%, 2017 IEEEXtreme Global Programming Competition (out of 3,350 teams worldwide)

2017

## **ADDITIONAL INFORMATION**

Computer Skills: Python, C/C++, CUDA, Matlab, Tensorflow, Verilog, Java, Chisel

Software: Microsoft Visual Studio, Linux OS, Xilinx Vivado Design Suite, Matlab, Orcad, SPSS, Hspice, Altium Designer